Total Ionization Dose Effect Studies of a 0.25 μm Silicon-On-Sapphire CMOS Technology

نویسندگان

  • Tiankuan Liu
  • Ping Gui
  • Wickham Chen
  • Jingbo Ye
  • Junheng Zhang
  • Peiqing Zhu
  • Annie C. Xiang
  • Ryszard Stroynowski
  • Cheng-An Yang
چکیده

Wickham Chen, Southern Methodist University, Dallas, TX, 75275. Phone: 214-768-1402. Fax: 214-768-3573. Email: [email protected] Cheng-An Yang, Southern Methodist University, Dallas, TX, 75275. Phone: 214-768-1641. Fax: 214-768-4095. Email: [email protected] Junheng Zhang, Southern Methodist University, Dallas, TX, 75275. Phone: 214-768-1402. Fax: 214-768-3573. Email: [email protected] Peiqing Zhu, Southern Methodist University, Dallas, TX, 75275. Phone: 214-768-1402. Fax: 214-768-3573. Email: [email protected] Annie Chu Xiang, Southern Methodist University, Dallas, TX, 75275. Phone: 214-768-1472. Fax: 214-768-4095. Email: [email protected] Ryszard Stroynowski, Southern Methodist University, Dallas, TX, 75275. Phone: 214-768-4076. Fax: 214-768-4095. Email: [email protected]

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Total Ionization Dose Effects and Single-Event Effects Studies of a 0.25 μm Silicon-On-Sapphire CMOS Technology

Silicon-on-Sapphire (SOS) CMOS is an attractive technology for radiation-tolerant circuits design. It eliminates single-event latch-up and has a smaller sensitive volume for single-event upsets (SEUs) and single-event transients (SETs) compared to Bulk CMOS technology [1, 2]. However, like any Silicon-On-Insulator technology, SOS technology has back-channel leakage as part of the total ionizati...

متن کامل

Response of a 0.25 μm thin-film silicon-on-sapphire CMOS technology to total ionizing dose

The radiation response of a 0.25 μm silicon-on-sapphire CMOS technology is characterized at the transistor and circuit levels utilizing both standard and enclosed layout devices. The threshold-voltage shift is less than 170 mV and the leakage-current increase is less than 1 nA for individual standard-layout nMOSFET and pMOSFET devices at a total dose of 100 krad(SiO2). The increase in power sup...

متن کامل

Single Event Effects in a 0.25 μm Silicon-On-Sapphire CMOS Technology

Wickham Chen, Southern Methodist University, Dallas, TX, 75275. Phone: 214-768-1402. Fax: 214-768-3573. Email: [email protected] Tiankuan Liu, Southern Methodist University, Dallas, TX, 75275. Phone: 214-768-1541. Fax: 214-768-4095. Email: [email protected] Ping Gui, Southern Methodist University, Dallas, TX, 75275. Phone: 214-768-1733. Fax: 214-768-3573. Email: [email protected] Annie C...

متن کامل

Design, Analysis and Total Ionization Dose Test of a 3GHz Voltage-Controlled-Oscillator

Voltage Control Oscillator (VCO) is one of the most sensitive components in Phase-locked loops (PLLs). This paper presents the design, analysis and total ionization dose (TID) measurement results of a 3GHz VCO designed and implemented using a commercial 0.25μm Silicon-on-Sapphire (SOS) CMOS process. First, we present the TID effects on single NMOS and PMOS transistors made in a test chip using ...

متن کامل

A 4.9-GHz Low Power, Low Jitter, LC Phase Locked Loop

This paper presents a low power, low jitter LC phase locked loop (PLL) which has been designed and fabricated in a commercial 0.25-μm Silicon-on-Sapphire CMOS technology. Random jitter and deterministic jitter of the PLL are 1.3 ps and 7.5 ps, respectively. The measured tuning range, from 4.6 to 5.0 GHz, is narrower than the expected one, from 3.8 to 5.0 GHz. The narrow tuning range issue has b...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007